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Abstract 
Inductive voltage adder topology has attracted great 
attentions in pulse power community for near two 
decades. However, there has been lack of literatures on 
inductive voltage adder network analysis and circuit 
design model. We have recently developed a simplified 
model and a set of simple formulas. An expanded model 
and more detailed analysis are presented in this paper. 
Our model reveals the relationship of output waveform 
parameters and hardware designs. Computer simulations 
have demonstrated that parameter estimation based on this 
approach is accurate. This approach can be used in early 
stages of project development to assist feasibility study, 
geometry selection in engineering design, and parameter 
selection of critical components. A set of fimdamental 
estimation formulas including system impedance, rise 
time, and number of stages are presented. This approach 
is also applicable to induction LINAC design. In addition, 
the model presented in this paper shows a new topology 
of high voltage waveform generator. 
I. INTRODUCTION 
In our earlier papers [ l]  and [2] , we presented an 
inductive voltage adder (IVA) transmission network 
model based on circuit element simplification approach 
and a set of estimation formulas derived from the model. 
It was the first step to reveal IVA mechanism. They are 
intended for industrial applications. 
We introduce here an expanded model and a more 
formal approach of IVA analysis. 
11. SIMPLIFICATION 
A single cell circuit model of inductive voltage adder, 
shown in Figure l., was given in [3] and [4]. Where, SW is 
the main switch, CS is the capacitance of energy storage 
capacitor, R is the parallel resistor, LK is core leakage 
inductance, Lp is primary core inductance, and L1 and C1 are 
the distributed inductance and capacitance of stalk per stack 
section length. 
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Figure 1. A single cell model of inductive voltage adder 
When storage capacitors are large enough to keep 
constant voltage, they can be substituted by batteries in 
the circuit model. The switch and large capacitor, or a 
battery, can be represented by a “step input” source of 
voltage VIN, where VIN is the initial voltage of storage 
capacitors. Therefore, a single-stack inductive voltage 
adder model can be replaced by a new one as shown in 
Figure 2. 
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Figure 2. A single stack model of inductive voltage adder 
with step input 
In each stack cell, the resistor R is in parallel with the 
input source of zero impedance hence it can be 
eliminated, as shown in Figure 3. 
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Figure 3. A single stack model of inductive voltage adder 
with step input and R eliminated 
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Comparing impedance of two parallel branches of LK 
and Lp, the leakage inductance LK is usually much, much 
smaller than the primary inductance Lp, so is its 
impedance. Therefore, the circuit branch of Lp can be 
eliminated in analysis. The single cell inductive voltage 
adder model is simplified as shown in Figure 4. 
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Figure 4. A simplified single stack model of inductive 
voltage adder with step input 
The single cell model given in Figure 1 is 
unsymmetrical. We change this model to a symmetrical 
one as in Figure 5 .  
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Figure 5. A symmetrical style single stack model 
Its corresponding simplified model is given in Figure 6.  
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Figure 6. A symmetrical style simplified single stack 
model of inductive voltage adder with step input 
111. NETWORK ANALYSIS AND 
DESIGN FORMULAS 
The multi-stack inductive voltage adder is shown in 
Figure 7. The model is a ladder network of multiple "step 
input" sources. 
Since the ideal step voltage source shall have zero 
impedance, the network transmission impedance of inductive 
voltage adder based on the circuit model of Figure 7 is then 
given by 
(1) 
This result shows that the circuit output impedance is 
larger than the stalk impedance due to the contribution of the 
leakage inductance. In order to minimize pulse reflections, 
the output cable and load shall match to the circuit output 
impedance Z rather then the stalk impedance. 
The transmission delay time per stack cell is simply the 
propagation time of each transmission line section. It is 
given by 
Tc = J(L, + k ) C ,  (2)  
Each stack cell has a natural resonant frequency of 
1 
= JGGX (3)' 
Commonly used configuration of inductive voltage adder is 
shown in Figure 8 
~~~ 
Figure 8. Common configuration of multi-stack inductive 
voltage adder 
It is called a single-ended IVA, if one of the load, ZL or 
ZR, is a short and the other one is matched to IVA 
transmission impedance Z. It is called a double-ended 
IVA, if both loads are identical and equal and matched to 
IVA transmission impedance Z. 
Assuming all step input here has a voltage Vm as in 
previous section, and ZL is a short and ZR equals to Z. 
The load voltage of single-ended matched IVA can be 
expressed as 
yoad = NVIN 
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(4) 
Where Vload enotes output voltage across load ZR and N 
is number of stacks. The response voltage or current rise 
time, TR, of single-ended matched IVA can be expressed 
as 
TR =2N.J- ( 5 )  
Similarly, the load voltage of either end, VDload, of 
double-ended matched IVA can be expressed as 
(6)  
Where, VDload is positive for ZR and negative for ZL. The 
load voltage or current rise time, TDR, of a double-ended 
matched IVA can be expressed as 
Here C ,  and L, are stalk capacitance and inductance, 
and LK is leakage inductance. They serve as transmission 
line elements during pulse propagation. 
It is interesting to note distinctive differences of 
inductive-voltage-adder (IVA) and pulse-forming- 
network (PFN). 
1. The output voltage of IVA is linearly 
dependent of number of stack cells, but output 
voltage of PFN is independent of number of 
cells. 
2. The pulse rise time of IVA is linearly 
dependent of number of stack cells, but pulse 
rise time of PFN is independent of number of 
cells. 
The pulse length of IVA is independent of 
number of stack cells, but PFN pulse length is 
dependent of number of cells. 
3. 
IV. APPLICATION EXAMPLES 
To demonstrate design application, we show a few 
simulation examples. Simulation parameters are from an 
actual circuit given in [3]. All switches are assumed to be 
ideal and identical. 
Parameter Quantity 
TABLE 1 SIMULATION PARAMETERS 
Symbo 
I 
Cs 
L P  
LK 
L/ 
CI 
N 
vo 
R 
> 
storage capacitance 
primary inductance 
leakage inductance 
stalk inductance per stake 
stalk capacitance 
number of stakes 
initial voltage of Cs 
uarallel resistance 
24 x 10" F 
20.9 x lo6 H 
6.5 x 10-~  H 
20 x 10-~ H
2.6 x 10-'*F 
30,20, 10 
1000 v 
50 
I 
Here, the calculated load impedance is about twice of the 
stalk impedance. 
Assuming a single-ended 30 stack IVA where ZL is a 
short, the voltage pulse rise time across ZR can be 
estimated by using equation (5). 
TR = 2 x 30J(20 + 6 . 5 ) ~  2.6 x = 15.75 n~ (9) 
Using equation (6), we have the estimated output load 
voltage of the single-ended IVA 
Goad = 30 x 1000 v = 30 kV (10) 
The simulation result is in Figure 10. A comparison of 
matched and mismatched impedance cases are shown in 
Figure 1 1, which illustrate effects on pulse waveforms. 
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Figure 10. Output pulse waveforms of a 30-stack single- 
ended IVA with matched or mismatched impedance 
Here we shown a set of simulation examples of 
double-ended IVA of 10, 20, or 30 stacks with switch on 
at 0.1 ns and off at 40 ns. The estimated parameters 
shown in Table 2 are calculated using equations given in 
the previous section. Simulation results and estimated 
parameters are well agreed. 
&TALK stalk impedance 50 TABLE 2 ESTIMATED DESIGN PARAMETERS 
Symbol Parameter Quanti ty 
N Number of stacks 10 20 30 
TRD Pulse rise time 2.62 5.25 7.87 ns 
impedance as VDtoad Pulse voltage 5 10 15 kV 
From the above parameters, we can calculate the load 
(5fJ0K 
Figure 11. Output pulse waveforms of a 10-stack double- 
ended IVA 
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Figure 12. Output pulse waveforms of a 20-stack double- 
ended IVA 
- VIN - VIN + 
I1 I 
R sw' R sw' 
Figure 13. Output pulse waveforms of a 30-stack double- 
ended IVA 
The circuit model is given in Figure 14. 
I 1  
R sw 
V. CONCLUSION 
='0.5 CI 0.5 CI" I-0.5 Ci 0.5 CI" 
The method introduced in this paper can be further 
extended to high voltage function generator design. We 
have build and tested a model h c t i o n  generator based on 
inductive voltage adder. 
mn 
Figure 14. Example of IVA simulation model 
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